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Abstract—The ATLAS experiment will undergo a major up-
grade of the tracker system in view of the high luminosity
phase of the LHC (HL-LHC) to start operation in 2026. The
most severe challenges are to be faced by the innermost layers
of the pixel detector which will have to withstand a radiation
fluence of up to 1.4x1016 neq/cm2. Thin planar pixel modules
are promising candidates to instrument these layers, thanks
to the small material budget and their high charge collection
efficiency after irradiation. Sensors of 100-200 µm thickness,
interconnected to FE-I4 read-out chips, are characterized with
radioactive sources as well as testbeams at the CERN-SPS and
DESY. The performance of sensors irradiated up to a fluence
of 5 × 1015 neq/cm2 is compared in terms of charge collection
and hit efficiency. Highly segmented sensors are a challenge for
the tracking in the forward region of the pixel system at the
HL-LHC. To reproduce the performance of 50x50 µm2 pixels
at high pseudo-rapidities, FE-I4 compatible planar pixel sensors
are studied before and after irradiation in beam tests at high
incidence angle (80◦) with respect to the short pixel direction.
Results on cluster shape and hit efficiency will be shown.
Index Terms—ATLAS, HL-LHC, radiation-tolerant detectors,
silicon pixel detectors
I. INTRODUCTION
THE latest module technology used in the Inner Detector(ID) of the ATLAS experiment [1] is employed in the
Insertable B-Layer (IBL) Phase-0 upgrade [2] of the Pixel
Detector [3]. The planar sensors covering the central part of the
IBL have a thickness of 200 µm, employ n+-in-n technology
and have a pixel cell size of 50×250 µm2.
The Phase-0 upgrade is the first of a series of upgrades to
the ID. The final stage will be the complete exchange of
the ID with a new detector called Inner Tracker (ITk). This
upgrade will be necessary as the HL-LHC will operate at
five times the luminosity of the LHC. The accompanying
higher track density will require smaller pixel cells to keep the
occupancy at the present level. For this purpose a new read-out
chip called RD53 chip [6] is being developed by the RD53
collaboration [5] in a 65 nm CMOS technology with a cell size
of 50×50 µm2. The ITk concept foresees an all silicon detector
composed of 5 pixel detector and 4 strip detector layers. The
expected integrated luminosity of L = 3000 fb−1 after ten
years of data taking will result in a maximum expected fluence
around 1.4× 1016 neq/cm2 for the innermost layer [7], taking
into account the replacement of this layer at around half of
the HL-LHC data taking period.
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Thin n-in-p planar sensors are a promising candidate for
instrumenting all pixel layers and their qualification as well
as certain research aspects will be shown in the following.
Section II will serve as an introduction to the utilized experi-
mental methods and in section III new sensor designs will be
discussed. Finally, section IV will summarize the results.
II. EXPERIMENTAL METHODS
Various experimental methods are utilized to measure hit
efficiency and charge collection efficiency. Furthermore, basic
properties like breakdown and full depletion voltage are ob-
tained from electrical characterizations, namely I-V and C-V
measurements.
A. Laboratory measurements
All laboratory measurements are performed inside a climate
chamber with an ambient temperature of −50 ◦C for irradi-
ated modules and 20 ◦C for not-irradiated modules. Charge-
collection profiles are produced with a 90Sr β-electron source
placed above the module with an external scintillator trigger
underneath. Additional measurements are carried out with
241Am and 109Cd sources, where characteristic γ-photons are
used to calibrate the measured Time over Threshold (ToT)
information of the read-out chip, to the collected charge. The
USBPix system [9] is used for data acquisition.
B. Testbeam
To determine the hit efficiency of a pixel module, testbeam
measurements are performed at the testbeam facilities of
DESY-II and CERN SpS. DESY-II provides a 5 Ge V electron
beam and CERN SpS a 120 Ge V pion beam. In both cases,
EUDET type beam telescopes [8] are used to perform single
event reconstruction allowing for a precise evaluation of the
point of incident on the Device Under Test (DUT). The DUT
is situated between three upstream and three downstream
telescope planes. The telescope reaches a point resolution
of 3.5 µm for the lower energetic electrons and 2 µm for
the higher energetic pions [8]. Measurements of irradiated
modules are carried out at −40 ◦C whereas not-irradiated
modules are operated at a temperature of 15 ◦C, all inside a
cooling box, ensuring stable temperatures. Data acquisition is
done with the USBPix and RCE read-out systems [10]. An
offline reconstruction of the acquired data is executed using
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the EUTelescope software framework [11]. Analysis of the
reconstructed data is subsequently done with TBmon2 [12].
The results are overall hit efficiency, in-pixel efficiency and the
efficiency as a function of the distance to the sensor edge. The
absolute systematic uncertainty of the calculated efficiencies
was estimated in [13] to be 0.3%.
III. SENSOR LAYOUT
The sensor concept presented in this paper is composed of
different technologies which are tested during the development
of a new pixel detector generation. The sensor is produced with
an n-in-p technology, allowing for a potential cost reduction
by using a single sided process. A sensor thickness of 100-
200 µm is foreseen. The innermost layers could be equipped
with the more radiation tolerant but more fragile 100 µm thick
sensors while keeping a thickness of 150-200 µm for the less
irradiated outer layers. Pixel cell sizes of 50×50 µm2 and
25×100 µm2 are under investigation both being compatible
with the currently developed RD53 chip. Due to the fact that
the new chip will only be available in 2017, all presented
studies are carried out with the current generation read-out
chip which has a pixel cell size of 50×250 µm2. Different
approaches will be presented to still test the features of smaller
pixels.
Modified punch-through structures are an important element
of the new module concept, to reduce the related loss of
efficiency after irradiation. In these studies, sensor productions
from CiS1 (Germany), MPG-HLL2 (Germany) and ADVA-
CAM (Finland) are investigated.
A. Thin sensors
The charge collection and hit efficiency of sensors with
thicknesses ranging from 75 µm to 285 µm are investigated.
Figure 1a shows the collected charge as a function of bias
voltage for irradiated sensors. Sensors of 100 µm and 150 µm
show the highest charge collection at moderate voltages of
200-400 V. Low bias voltages are favorable as they result
in low power dissipation which allows for a lighter cooling
system. Figure 1b shows the corresponding hit efficiency as a
function of bias voltage. Sensors of 100 µm and 150 µm again
show the best performance at moderate voltages.
B. Optimized sensor layout
Even though the overall hit efficiency of irradiated present
generation pixel modules is comparatively high, local ineffi-
ciencies are clearly visible. Fig. 2 shows a 5× 1015 neq/cm2
irradiated pixel module employing the standard design biased
at 500 V with an overall hit efficiency of (98.9± 0.3) %. The
inefficiencies are concentrated in the corners as a result of
charge-sharing between four pixels and in the center right
part of the pixel. Comparing the hit efficiency map with the
layout of a single pixel it becomes evident that this inefficiency
is caused by the punch-through dot and the aluminum bias
rail connecting the dot to the bias ring. Further investigations
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Fig. 1: Characterization of irradiated sensors with thicknesses
ranging from 75 µm to 285 µm. Figure (a) shows the collected
charge as a function of bias voltage. Figure (b) shows the hit
efficiency as a function of bias voltage. Both adapted from
[14].
Fig. 2: In-pixel hit efficiency of an irradiated (Φeq = 5 ×
1015 neq/cm2) 275 µm thick module, biased at 500 V. The
top figure shows the efficiency for a standard punch-through
structure, whereas the lower figure shows the efficiency for
a modified punch-through structure with the bias rail being
guided over the pixel implant instead of in between two pixel
columns.
showed that moving the bias rail over the pixel implant instead
of between the pixel columns already increases the overall
hit efficiency by 1 % [15]. Despite this inefficiency not being
crucial for the current pixel cell size, it will clearly be more
important with smaller pixel cells. This is illustrated in Fig.
3 as a 50×50 µm2 cut-out of the hit efficiency map of the
standard geometry pixel using the standard punch-through
structure shown in Fig. 2. The cut-out is composed of the left
10 µm and the right 40 µm. Therefore, a further optimization
Fig. 3: In-pixel hit efficiency cut-out for a hypothetic
50×50 µm2 pixel cell. The cut-out is obtained by combining
the left 10 µm and the right 40 µm of the standard punch-
through hit efficiency map of Fig. 2.
of the punch-through structure is necessary. The newest layout
generation, cf. Fig. 4, includes a common punch-through
structure where four pixels share one punch-through dot as
well as optimized placement of the bias rail crossing a
maximized amount of pixel implant surface. Since latest pixel
prototype productions demonstrated a high yield, discarding
the punch-through structure completely became conceivable.
Thus, also punch-through free designs are produced and will
be tested as soon as the RD53 chip becomes available. A
(a) (b)
Fig. 4: New layout for pixels with a cell size of 50×50 µm2.
Picture (a) shows an optimized punch-through structure with
a common punch-through dot shared by four pixels and a bias
rail situated as much as possible over the pixel implants. Also
punch-through free designs are under investigation (b).
possibility to study the behavior of 50 µm pitched pixels is to
use the short edge of the current generation pixel cell. For this
purpose highly inclined testbeam measurements are carried
out. This means that the beam no longer crosses the sensor
at a perpendicular incidence angle but instead nearly parallel.
Fig. 5 illustrates the geometrical topology for a 100 µm thick
sensor. The particle enters the sensor on the surface (pixel
implant site) with an angle of 80◦ and traverses an average
of 12 pixel cells before exiting the sensor on the backside.
The functional connection between incident angle and mean
cluster width for different sensor thicknesses is shown in Fig.
6. Highly inclined measurements mimic real detector modules
from the innermost layers in the very forward and backward
region. As this region is characterized by high pseudo-rapidity3
η values those measurements are typically labeled as high-
η studies. Modules of different thicknesses ranging from
Fig. 5: Measurement principle of high-η testbeam measure-
ments. The module is tilted with respect to the beam such
that it is no longer perpendicular but nearly parallel to the
beam. Here, the particles enter the sensor on the side of the
pixel implants (surface) and exit the sensor on the backside.
The expected cluster size is given by the geometry, namely
the thickness of the sensor and the incident angle. A plot
showing the expected mean cluster width for different sensor
thicknesses and incident angles is given in Fig. 6.
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Fig. 6: Expected mean cluster width for different sensor
thicknesses and incident angles.
50 µm to 200 µm were measured at a testbeam, where an
incident angle of 80◦ was targeted. Subsequent geometrical
measurements revealed a systematic effect resulting in an
estimated inclination of (78± 2)◦. All sensors were operated
well above their full depletion voltage. Figure 7 shows the
efficiency for each relative pixel position within the cluster.
As expected, an increasing cluster width can be observed
with increasing thickness. The efficiency increases with de-
creasing sensor thickness except for the 50 µm thin sensor
which exhibits a lower efficiency compared to the 100 µm
thick sensor. A possible explanation of this effect could be a
smaller amount of charge generated in the bulk material caused
by escaping δ-electrons. Also, the influence of the threshold
3η ≡ −ln
(
tan
[
θ
2
])
, θ is the angle between a track and the beam,
perpendicular to the beam means θ =90◦
was investigated for the 150 µm thick sensor. The efficiency
increases by almost 2 % when lowering the threshold from
1000 e to 800 e. Nevertheless, even 200 µm thick sensors allow
for an efficiency of more than 90 % and track reconstruction
at high-η.
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Fig. 7: Efficiency for each pixel within one cluster to be
registered. Pixel 0 is the first hit in the cluster directly on
the surface and the last pixel is the hit where the charge
is deposited closest to the backside. The incident angle is
(78± 2)◦. Circles correspond to measurements with 1000 e
threshold, whereas squares indicate a chip threshold of 800 e.
C. Active edge sensors
Pixel sensors in hybrid modules used in high energy physics
are usually surrounded by a guard ring (GR) structure lowering
the potential towards the edges close to ground level. An
active edge process can be used as an alternative technology.
Trenches created with the Deep Reactive Ion Etching (DRIE)
process allow to extend the backside implantation to the
sensor edges [16] and to create a rectifying junction reducing
the defects induced by the otherwise necessary cutting. Since
the electric field is extended to the side implantation, the
entire edge is, in principle, fully active in the case that no
bias ring is implemented. A sketch of the technology is
given in Fig. 8. In the edge region of the active edge design
one floating GR is implemented in this design, resulting in
a distance between the last pixel and the physical sensor
edge of de = 50 µm. A second version of the design with
de =100 µm a bias ring (BR) and either one or none GR is
indicated in the following as slim edge sensor.
This production follows up a research activity initiated
with VTT where FE-I3 compatible active and slim edge
sensors were produced and tested [17]. The new production
is again based on silicon on insulator (SOI) wafers, but
designed to fit the FE-I4 dimensions and employing sensor
thicknesses of 50, 100 and 150 µm. Testbeam measurements
were performed and the measured efficiency at the edge for
different thicknesses is shown in Fig. 9. The not-irradiated
sensors were biased well above their full depletion voltage
and the read-out chip was tuned to low thresholds of around
Fig. 8: Active edge technology used in the ADVACAM pro-
duction. First the trenches are etched with the DRIE procedure
on SOI wafers before the edges are implanted with an inclined
boron beam. The distance between the last pixel column and
the physical edge is 50 µm for the active edge sensors and
100 µm for the slim edge sensors.
1000 e. The plateau efficiency of all devices is very high
(95-99 %). Nevertheless, the plateau efficiency of the 50 µm
thick sensor is smaller than that of the thicker sensors. A
possible threshold effect is under investigation as it has a
significant impact on the smaller charge generated in the
50 µm thick sensor. The thresholds which will nominally be
achievable with the RD53 read-out chip will be low enough
to reduce threshold dependent effects for the investigated
thicknesses [5]. The 100 µm and 150 µm sensors are efficient
up to the physical edge of the sensor. Further measurements
Fig. 9: Spatially resolved hit efficiency as a function of the
relative position to the last pixel column. The measured pixels
are facing the edge with their short side. A comparison is given
for different thicknesses.
were carried out with an irradiated active edge sample. The
first irradiation step in this case was a fluence of 1015 neq/cm2.
The device is 150 µm thick and the efficiency at the edge was
measured for four different bias voltages ranging from 100
to 250 V. The results are shown in Fig. 10. The efficiency
in the plateau reaches 99 % and saturates already at 150 V.
The effect of charge sharing at −250 µm gets further reduced
when increasing the bias voltage to 250 V. Also, the efficiency
at the edge increases significantly while increasing the bias
voltage. At the maximal bias voltage the irradiated sensor
shows a comparable performance to the not-irradiated device.
IV. CONCLUSION
A novel concept of silicon pixel modules for the ATLAS
ITk upgrade for HL-LHC was presented. It was shown that
Fig. 10: Spatially resolved hit efficiency as a function of the
position relative to the last pixel column. The measured pixels
are facing the edge with their short side. A comparison is given
for different voltages applied to this 150 µm thick irradiated
(Φeq. = 1015 neq/cm2) active edge sensor.
thin irradiated sensors with thicknesses of 100 µm and 150 µm
perform best in terms of charge collection and hit efficiency
at moderate voltages thus causing a lower power dissipation
in a realistic operational scenario. During these investigations,
an inefficiency caused by the punch-through structure was
identified. A significant relative increase of this inefficiency
is foreseen for the smaller pixel sizes of 50×50 µm2 or
25×100 µm2 of the ITk. Necessary layout changes of the
punch-through structure were presented and already a 1 %
increase in overall hit efficiency was measured in a slightly
modified design with the bias rail situated over the pixel
implant.
High incidence angle measurements were performed
with the short pixel side of FE-I4 modules to simulate the
situation of 50×50 µm2 pixel cells at high pseudo-rapidities
in the ITk. Measurements corresponding to η = 2 − 2.5
were performed using sensors with thicknesses ranging from
50 µm to 200 µm. Sensors of all thicknesses show reasonable
efficiencies allowing for track reconstruction at high pseudo-
rapidities. Finally, active edge sensors were tested before and
after irradiation. The feasibility of tracking up to the physical
edge of the sensor for thicknesses of 100 µm and 150 µm has
been demonstrated for not-irradiated sensors. An irradiated
sensor showed that radiation induced inefficiencies can be
completely compensated for by applying appropriate bias
voltages.
In conclusion, thin planar n-in-p pixel sensors show
very good results in all tested situations making them a
promising candidate to cover all pixel layers of the future
ITk.
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